Abstract.-The surface component of reverse current is a serious limitation for the operation of high voltage/current deviccs at high junction temperature. This component may induce reverse current-voltage instability of a PN junction followed by device failure during high temperature operation. Experimental results are presented for silicon rectifier diodes revealing the influence of the junction surface leakage current on the reverse I-V characteristics. Known rcsults for silicon carbide PIN diodes are considered for comparison. Available PN junction passivation methods at this time are not effective enough in controlling the junction surface Ieaka, me current. Improved surface passivation techniques are required to achieve reliable device operation, especially above 200 "C.
INTRODUCTION
Silicon high voltage bipolar or MOS devices cannot operate reliably at junction temperature higher than 175 -200 "C. Although high temperature performance is expected from Sic, commercial devices with a pcrmissible junction operation temperature above 200 "C are still not available. The first Schottky barrier diodes with a rated current from I A to 10A and blocking voltage rated from 300 V to 600 V which appeared on the market in 2001 have a maximum junction operation temperature limited to 175 "C. S i c based PIN diodes have been demonstrated with a reverse voltage up to 6.2 kV, [I-21 , but are still not available as commercial deviccs. As reported in [2] surface phenomena from the junction peripheral surface may govern the diode behavior at reverse bias voltage and low forward voltage.
Even though silicon device technology has a very mature status, the reverse I-V characteristics of silicon power PN junctions may be controlled by surface effects, [3-41. Power devices whose PN junction passivation is based on Si-Si02 interface manifest reverse current-voltage instability which may be followed by failure at elevated temperature sometimes even before 200 "C, [5] . Analysis of defective devices after operation at high junction temperature, T,,, has revealed electrical short-circuits accompanied by crystalline lattice damage at the junction peripheral surface.
The purpose of this work is to show that electrical phenomena at the junction peripheral surface are still a significant factor that is preventing the full potential of silicon devices operated at junction temperatures above 200 "C from being realized.
EXPERIMENTAL RESULTS. DISCUSSION
Typical I-V characteristics that reveal the influence of junction surface effects on the reverse I-V characteristics are shown in Fig.1 . This data relates to a mesa type silicon P+NN+ structure of about 16 mm2 area and passivated with organic dielectric (silicone rubber). The used passivation method has the advantage that for the same structure, the passivation dielectric layer can be removed and the passivation process repeated.
Planar oxide and glass passivated junctions of about the same area and breakdown reverse voltage as those considered in Fig. 1 have also been investigated. For some of them the passivating oxide was removed and a re-passivation by using organic dielectric was performed. It has been found that the state of the silicon junction surface in direct contact with the dielectric layer is of great significance for I-V reverse characteristic stability at TI higher than 200 "C whilst the nature of the dielectric passivation material (organic or inorganic) is of less importance. The results in Fig.1 show a significant reduction in the value of reverse current, IR, takes place after heat treatment at 300 "C and that since the same behavior is repeated with the second passivation and anneal cycle, then this must be attributed to a reduction in surface related current. with inorganic dielectric is not lower than those passivatcd with organic dielectric and may be also controlled by surface phenomena.
Other cxamples that demonstrate the intluence of the surfacc component on the level of IR are shown in Fig.2 . This time a mesa P+NN+ rectifier silicon structure of 16 mm2 area but with an expected bulk breakdown voltage higher than 1500 V has been used and the graphs have been drawn with logarithmic voltage scales. The different I-V reverse characteristics shown correspond to 25 threc diffcrent re-passivations of the same silicon structure. The characteristics plotted after the 1 st passivation relatc to the situation whcn some contamination from the surrounding manufacturing ambience was permitted after the cleaning of the junction surface. Reverse characteristics for the 2nd and the 3rd re-passivations relate to a passivation process that was completed without allowing any influence from the surrounding manufacturing ambience. Nonetheless, some acid traces remained after the junction surfacc cleaning during the passivation process, more for the 2nd and less for the 3rd re-passivation. While the levcl of reverse current at high junction temperature for the 1st passivation in Fig.2 is comparable with the corresponding one for similar commercial silicon diodes available on the market, for the other two passivation situations the level of leakage current is significant lower. It has also been found the blocking I-V characteristic of the drain junction of some investigated high voltage commcrcial power MOS devices of about the same area as for the diode structure used in Fig.2 , does not exhibit lower IR values at high T, than it is shown in this figure. A saturation tendency 01 IR at lower VR and high T,i observed in Fig.2 The experimental results presented in Figs. ]-2 can be and 3"" passivation cycle that were subjected to HTRB understood by taking into account surface electrical tests had a reverse current level of 0.5 -0.7 mA at 250
Phenomena of the types presented in [4] , [6] . Either a "C and 300 v prior to the test, After the no surface inversion, depletion or accumulation layer may change in the level of was found, is likely cause surface leakage current at reverse bias voltage. The that local overheating takes place at the junction surface current component is dependent on the carrier peripheral surface due to excessive local power intrinsic concentration. Consequently, for silicon based dissipation, particu~ar~y if it is that the junctions a significant higher level of IR is expected than surface current is unlikely to be uniformly distributed for semiconductors with higher band gap energy. around the junction perimeter.
Besides the bulk component of IR uniformly distributed As a consequence, reliable operation of silicon high Over the Junction area, the surface component may be voltage diodes at junction temperature above 200 oc is non-uniformly distributed over the junction perimeter so only possible when the surface component of the reverse that current is kept at a low level by suitable junction local regions. Ideally, the junction passivation process current crowding may be favored in Some would prevent a surface space charge layer forming to assure device ability for operation at Ti higher than 200°C. In practice a surface depletion or even weak inversion layer at lower Tj a as it is the case in Fig. 1 before annealing or in Fig. 2 (Ist passivation) may be responsible for excessive high IR at high T,i. A charge accumulation layer as it is the case in Fig.1 after annealing or in Fig.2 In such a case, the bulk depletion layer extends up to the semiconductor-dielectric interface with no alterations near it as in the situations mentioned above. Apparently, IR would have to be determined by the bulk component.
Nevertheless even in such a case some surface leakage is expected as a consequence of this interface which is in direct contact with the depletion layer. As it is known even for dielectrics there is a surface conductance. A rough empirica! relation for the surface component of IR can be written as follows:
where K is a constant dependent of the PN junction physical parameters; C , a major factor dependent of the physical conditions at the junction peripheral surface and also of n,; n, , is the charge carrier intrinsic concentration ; VR is the applied reverse voltage and the exponent ri may have values from 0 to 1. By modeling particular junction surface conditions specific relations can be derived for the surface component.
CONCLUSION
The results presented indicate that high temperature operation of silicon power devices may be still affected by a significant surface leakage current component. Presently available junction passivation based on the SiSiOz interface does not appear to provide an adequate control of leakage current needed to fully realize the potential of silicon at temperatures above 200 "C. This is an issue that will be particularly relevant to the successful introduction of S i c devices.
